

Electronic Filing System (EFS) Data Electronic Patent Application Submission USPTO Use Only

EFS ID:

56647

Application ID:

10612849

FIFO Memory Devices Having

Multi-Port Cache Memory Arrays

Title of Invention:

Therein that Support Hidden EDC Latency and Bus Matching and

Methods of Operating Same

First Named Inventor:

Mario Au

Domestic/Foreign Application:

Domestic Application

Filing Date:

2003-07-03

Effective Receipt Date:

2004-03-05

Submission Type:

Information Disclosure

Statement

Filing Type:

Confirmation number:

6889

Attorney Docket Number:

5646-42DVIP

Total Fees Authorized:

Digital Certificate Holder: cn=Grant J. Scott,ou=Registered Attorneys,ou=Patent and Trademark

Office.ou=Department of Commerce,o=U.S. Government,c=US

Certificate Message Digest: b4141cabf29036c9f3f6d7507fce969a058e82d3

TRANSMITTAL

Electronic Version v1.1 Stylesheet Version v1.1.0

> Title of Invention

FIFO Memory Devices Having Multi-Port Cache Memory Arrays Therein that Support Hidden EDC Latency and Bus Matching and Methods of Operating Same

Application Number:

10/612849

Date:

2003-07-03

First Named Applicant:

Mario Au

Confirmation Number:

6889

Attorney Docket Number: 5646-

I hereby certify that the use of this system is for OFFICIAL correspondence between patent applicants or their representatives and the USPTO. Fraudulent or other use besides the filing of official correspondence by authorized parties is strictly prohibited, and subject to a fine and/or imprisonment under applicable law.

I, the undersigned, certify that I have viewed a display of document(s) being electronically submitted to the United States Patent and Trademark Office, using either the USPTO provided style sheet or software, and that this is the document(s) I intend for initiation or further prosecution of a patent application noted in the submission. This document(s) will become part of the official electronic record at the USPTO.

Submitted by:	Elec. Sign.	Sign. Capacity
Grant J. Scott Registered Number: 36925	/gjs/	Attorney

Documents being submitted

Files

us-ids

5646-42DVIP-usidst.xml

us-ids.dtd

us-ids.xsl

Comments



ELECTRONIC INFORMATION DISCLOSURE STATEMENT

Electronic Version v18 Stylesheet Version v18.0

> Title of Invention

FIFO Memory Devices Having Multi-Port Cache Memory Arrays Therein that Support Hidden EDC Latency and Bus Matching and Methods of Operating Same

Application Number:

10/612849

Confirmation Number:

6889

First Named Applicant:

Mario Au

Attorney Docket Number: 5646-42DVIP

Art Unit:

2186

Search string:

(6557053 or 6366529 or 6259648 or 5442747

or 4888741).pn.

US Patent Documents

Note: Applicant is not required to submit a paper copy of cited US Patent Documents

init	Cite.No.	Patent No.	Date	Patentee	Kind	Class	Subclass
	1	6557053	2003-04-29	Bass et al.	B1	710	29
	2	6366529	2002-04-02	Williams et al.	B1	365	239
	3	6259648	2001-07-10	Kragick	B1	365	230.05
	4	5442747	1995-08-15	Chan et al.		395	164
	5	4888741	1989-12-19	Malinowski		365	230.05

Signature

Examiner Name	Date		